Hierarchical Modeling For Vlsi Circuit Testing-..
-
- 1x de R$ 912,92 sem juros
- 2x de R$ 456,46 sem juros
- 3x de R$ 304,30 sem juros
- 4x de R$ 228,23 sem juros
-
R$ 867,27
-
R$ 912,92
Test generation is one of the most difficult tasks facing the designer of complex VLSI-based digital systems. Much of this difficulty is attributable to the almost universal use in testing of low, gate-level circuit and fault models that predate integrated circuit technology. It is long been recognized that the testing prob- lem can be alleviated by the use of higher-level methods in which multigate modules or cells are the primitive components in test generation; however, the development of such methods has proceeded very slowly. To be acceptable, high-level approaches should be applicable to most types of digital circuits, and should provide fault coverage comparable to that of traditional, low-level methods. The fault coverage problem has, perhaps, been the most intractable, due to continued reliance in the testing industry on the single stuck-line (SSL) fault model, which is tightly bound to the gate level of abstraction. This monograph presents a novel approach to solving the foregoing problem. It is based on the systematic use of multibit vectors rather than single bits to represent logic signals, including fault signals. A circuit is viewed as a collection of high-level components such as adders, multiplexers, and registers, interconnected by n-bit buses. To match this high-level circuit model, we introduce a high-level bus fault that, in effect, replaces a large number of SSL faults and allows them to be tested in parallel. However, by reducing the bus size from n to one, we can obtain the traditional gate-level circuit and models.
| ISBN | 9780792390589 |
| Autor(a) | Bhattacharya, Debashis |
| Editora | Springer Publishing |
| Ano de edição | 1989 |
| Páginas | 160 |
| Acabamento | Capa Dura |
Produtos relacionados
-
Hierarchical Modeling For Vlsi Circuit Testing-..R$ 912,92até 4x de R$ 228,23 sem jurosou R$ 867,27 via Pix -
Asynchronous Circuit Design For Vlsi Signal Processing-..R$ 1.410,92até 4x de R$ 352,73 sem jurosou R$ 1.340,37 via Pix
-
Asynchronous Circuit Design For Vlsi Signal Processing-..R$ 1.410,92até 4x de R$ 352,73 sem jurosou R$ 1.340,37 via Pix
-
Hierarchical Modelling For The Environmental Sciences-..R$ 871,50até 4x de R$ 217,87 sem jurosou R$ 827,92 via Pix
-
Categorias
Conteúdo
Sobre a loja
Myre Livraria, sua livraria online especializada em importação e revenda de livros nacionais e internacionais. Oferecemos uma vasta seleção de materiais didáticos de alta qualidade para aprender inglês, espanhol, francês, alemão e muito mais. Aproveite preços competitivos e entrega rápida em todo o Brasil
Pague com
Selos
Myre Editora Ltda. - CNPJ: 50.295.718/0001-20 © Todos os direitos reservados. 2026
